Version: Date: Friday, November 23, 2018 11:19:00 AM CM Server

CST – Computer Simulation Technology

Decoupling Capacitor Optimization

Decoupling Capacitor Optimization

The inductive parasitics of the power delivery network (PDN) in digital PCBs can lead to switching noise at the power pins of integrated circuits. In order to mitigate that noise, designers usually place decoupling capacitors (decaps) between the power and the ground nets. As these capacitors result in additional cost and routing complexity, it is crucial to minimise the number used.

The decap tool that is included in CST PCB STUDIO® (CST PCBS) allows the optimization of the number and location of these capacitors in order to meet the specification in terms of target impedance within minutes, while controlling cost.

The field solver engine behind this optimization is the 3DFEM (PI) solver, which means that parasitic inductance and resistance as well as the connecting vias are considered accurately.



contact support

Your session has expired. Redirecting you to the login page...

We use cookie to operate this website, improve its usability, personalize your experience, and track visits. By continuing to use this site, you are consenting to use of cookies. You have the possibility to manage the parameters and choose whether to accept certain cookies while on the site. For more information, please read our updated privacy policy

Cookie Management

When you browse our website, cookies are enabled by default and data may be read or stored locally on your device. You can set your preferences below:

Functional cookies

These cookies enable additional functionality like saving preferences, allowing social interactions and analyzing usage for site optimization.

Advertising cookies

These cookies enable us and third parties to serve ads that are relevant to your interests.